

CAT705, CAT706, CAT813

μP Supervisory Circuits




FEATURES

- Reset guaranteed valid for 1.0 V V_{CC}
- 6µA supply current
- 200ms Reset pulse width
- Watchdog timer function 1.6s timeout
- Accurate brownout detection reset in 3.0, 3.6, and 5.0 volt systems
- Secondary low supply monitoring on PFI input
- Pin and function compatible with the MAX705/MAX706/MAX813L products
- Operating Range from -40°C to +85°C
- RoHS Compliant SOIC 8-lead and MSOP 8-lead packages

APPLICATIONS

- Microprocessor and microcontroller based systems
- Instrument and control systems
- **■** Portable equipment

PIN CONFIGURATION



DESCRIPTION

The CAT705, CAT706, and CAT813 provide reset and monitoring functions for the electronic systems. Each device monitors the system voltage and maintains a reset output until that voltage reaches the device's specified trip value and then maintains the reset output active condition until the device's internal timer allows the system power supply to stabilize.

The devices have a watchdog input which <u>can</u> be used to monitor a system signal and causes <u>WDO</u> to go low if the signal fails to change state prior to a timeout condition.

The supervisory circuits provide a $\overline{\text{MR}}$ input which initiates a reset if pulled low. The CAT705 and CAT706 provide an active low $\overline{\text{RESET}}$ output. The CAT813 provides an active high RESET output.


There is a secondary supply monitor (PFI) included for power-fail warning.

For Ordering Information details, see page 13.

PIN FUNCTIONS

Pin Name	Function
MR	Manual Reset Input
V_{CC}	Power Supply
GND	Ground
PFI	Power Fail voltage monitor Input.
PFO	Power Fail Output
WDI	Watchdog Timer Input
RESET	CMOS Push-Pull Active Low Reset Output (CAT705 & CAT706)
RESET	CMOS Push-Pull Active High Reset Output (CAT813)
WDO	Watchdog Timer Output

BLOCK DIAGRAM



Device	RESET	RESET	MR	WDI	WDO	PFI
CAT705	@ 4.65 V		x	x	x	@ 1.25 V
CAT706	Х		х	х	х	@ 1.25 V
CAT813		@ 4.65 V	х	х	х	@ 1.25 V

ABSOLUTE MAXIMUM RATINGS(1)

Parameters	Ratings	Units
Supply Voltage	6.5	V
All other pins	-0.3 to (V _{CC} + 0.3)	V
Output Current RESET, RESET, WDO	20	mA
Continuous Power Dissipations (T _A = +70°C)		
SOIC 8-lead (derate 5.9mW/°C above +70°C)	471	mW
MSOP 8-lead (derate 4.1mW/°C above +70°C)	330	
Storage Temperature	-65 to 150	°C
Lead Soldering (10 seconds max)	+300	°C
ESD Rating: Human Body Model	2000	V
ESD Rating: Machine Model	200	V

RECOMMENDED OPERATING CONDITIONS

Parameter	Range	Units
V_{CC} (T _A = -40°C to +85°C)	1.0 to 5.5	V
All Other Pins	-0.1 to (V _{CC} + 0.1)	V
Ambient Temperature	-40 to +85	°C

⁽¹⁾ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

ELECTRICAL OPERATING CHARACTERISTICS

Typical values at T_A = 25°C and V_{CC} = 5V for CAT705, CAT706 and CAT813 versions. V_{CC} = 3.3V for the CAT706 T/S versions; V_{CC} = 3.0V for the CAT706 R version. (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{CC}	Supply Current	CAT705 CAT706 CAT813		6	17	μA
		CAT706 (R/S/T Versions)		4	12	μΑ
		CAT705 & CAT813 at -40°C ≤ T _A ≤ +85°C	4.50	4.65	4.75	V
		CAT706 at -40°C ≤ T _A ≤ +85°C	4.25	4.40	4.50	V
V_{RST}	Reset Threshold	CAT706T at -40°C ≤ T _A ≤ +85°C	3.00	3.08	3.15	V
		CAT706S at -40°C ≤ T _A ≤ +85°C	2.85	2.93	3.00	V
		CAT706R at -40°C ≤ T _A ≤ +85°C	2.55	2.63	2.70	V
	Reset Threshold Tempco (1)			40		ppm/°C
	Reset Threshold	CAT705 & CAT813		10		mV
	Hysteresis (1)	CAT706		5		mV
t _{RD}	V _{CC} to Reset Delay ⁽²⁾	$V_{CC} = V_{TH}$ to $(V_{TH} - 100 \text{mV})$		20		μs
t _{RP}	Reset Active Timeout Period		140	200	400	ms
V	N RESET Output High	CAT705 & CAT706, V _{CC} = V _{RST max} , I _{SOURCE} = -120µA	V _{CC} - 1.5V			
V_{OH}	Voltage	CAT705 & CAT706, $V_{CC} = V_{RST max}$, $I_{SOURCE} = -30\mu A$	0.8 x V _{CC}			7 ,
V _{OL}	RESET Output Low	CAT705 & CAT706, $V_{CC} = V_{RST min}$, $I_{SINK} = 3.2 mA$			0.4	V
V OL	Voltage	CAT705 &CAT706, $V_{CC} = 1.2V$ $I_{SINK} = 100 \mu A$			0.3	
V_{OH}	RESET Output High	CAT813, $V_{CC} = V_{RST \text{ max}}$, $I_{SOURCE} = -120\mu\text{A}$	V _{CC} - 1.5V			V
V OH	Voltage	CAT813, $V_{CC} = V_{RST \text{ max}}$, $I_{SOURCE} = -30\mu\text{A}$	0.8 x V _{CC}]
V_{OL}	RESET Output Low	CAT813, $V_{CC} = V_{RST min}$, $I_{SINK} = 3.2 mA$			0.4	V
v OL	Voltage	CAT813, $V_{CC} = 1.2V$ $I_{SINK} = 100\mu A$			0.3	V

- (1) Limits are guaranteed by design and not production tested.
- (2) The RESET short-circuit current is the maximum pull-up current when reset is driven low by a bidirectional output.

ELECTRICAL OPERATING CHARACTERISTICS (continued)

Typical values at T_A = 25°C and V_{CC} = 5V for CAT705, CAT706, and CAT813 versions; V_{CC} = 3.3V for the CAT706 T/S versions; V_{CC} = 3.0V for the CAT706 R version.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
WATCHD	OG INPUT (CAT705, CAT70	6 & CAT813)		•	·	
t _{WD}	Watchdog Timeout Period		1.00	1.6	2.25	S
t _{WP}	WDI Pulse Width	$V_{IL} = 0.4V, V_{IH} = 0.8 \times V_{CC}$	50			ns
V _{IL}	WDI Input Voltage ⁽³⁾				0.3 x V _{CC}	V
V_{IH}	- WDI Input Voltage		0.7 x V _{CC}			V
	WDI Input Current ⁽⁴⁾	WDI = V _{CC} , Time Average		50	150	
	- WDI Input Current	WDI = 0V, Time Average	-150	-50		μA
	WDO Output Voltage	I _{SOURCE} = -800μA	V _{CC} – 1.5	$V_{CC} - 0.25$		V
	WDO Output Voltage	I _{SINK} = 1.2mA		0.1	0.4	
MANUAL	RESET INPUT(CAT705, CAT	T706 & CAT813)		•		
V_{IL}	MD Innut Valtage				0.3 x V _{CC}	V
V _{IH}	MR Input Voltage		0.7 x V _{CC}			V
	MR Pull-up Current	MR = 0V	40	70	140	μA
t _{PB}	MR Pulse Width		1			μs
t _{PDLY}	MR low to Reset Delay ⁽⁵⁾				5	μs
	PFI Input Threshold	V _{CC} = 5V	1.2	1.25	1.3	V
	PFI Input Current		-25	0.01	25	nA
	DEG 0 1 11/1	I _{SOURCE} = -800μA	V _{CC} - 1.5V			V
	PFO Output Voltage	I _{SINK} = 3.2mA			0.4	V


⁽³⁾ WDI is internally serviced within the watchdog period if WDI is left open.

⁽⁴⁾ The WDI input current is specified as an average input current when the WDI input is driven high or low. The WDI input if connected to a three-stated output device can be disabled in the tristate mode as long as the leakage current is less than 10μA and a maximum capacitance of less than 200pF. To clock the WDI input in the active mode the drive device must be able to source or sink at least 200μA when active.


⁽⁵⁾ RESET for CAT705 & CAT706 & RESET for CAT813.

TYPICAL ELECTRICAL OPERATING CHARACTERISTICS TABLES





Normalized Reset Threshold Voltage vs. Temperature



FUNCTIONAL DESCRIPTION

PROCESSOR RESET

The CAT705, CAT706 & CAT813 detect supply voltage (V_{CC}) conditions that are below the specified voltage trip value (V_{RST}) and provide a reset output to maintain correct system operation. On power-up, RESET (or RESET for the CAT813) are kept active for a minimum delay t_{RP} of 140ms after the supply voltage (V_{CC}) rises above V_{RST} to allow the power supply and processor to stabilize. When V_{CC} drops below the voltage trip value (V_{RST}), the reset output signals RESET (or RESET) are pulled active. RESET (or RESET) is specifically designed to provide the reset input signals for processors. This provides reliable and consistent operation as power is turned on, off or during brownout conditions by maintaining the processor operation in known conditions.

MANUAL RESET

The CAT705, CAT706 & CAT813 each have a Manual Reset ($\overline{\text{MR}}$) input to allow for alternative control of the reset outputs. The $\overline{\text{MR}}$ input is designed for direct connection to a pushbutton (see Figure 1). The $\overline{\text{MR}}$ input is internally pulled up by $52\text{k}\Omega$ resistor and must be pulled low to cause the reset output to go active. Internally, this input is debounced and timed such that $\overline{\text{RESET}}$ (or RESET) signals of at least 140ms minimum will be generated. The min 140ms t_{RP} delay commences as the Manual Reset input is released from the low level. (see Figure 2)




Figure 1. Pushbutton RESET




Figure 2. Timing Diagram – Pushbutton RESET

WATCHDOG TIMER

The CAT705, CAT706, & CAT813 provide a Watchdog input (WDI). The watchdog timer function controls the watchdog output (WDO) signal and forces the WDO to be low (active) when the WDI input does not have a transition from low-to-high or high-to-low within 1.6s typical. If a transition occurs on the WDI input pin prior to the watchdog time-out, the watchdog timer is restarted. The timing diagram is shown in Figure 3. The watchdog timer starts as soon as reset condition becomes inactive.

When the V_{CC} supply drops below the reset threshold, the \overline{WDO} output becomes active and goes low independently of the watchdog timing stage.

Figure 4 below shows a typical implementation of a watchdog function. Any processor signal that repeats dependant on the normal operation of the processor

or directed by the software operating on the processor can be used to strobe the watchdog input. The most reliable is a dedicated I/O output transitioned by a specific software instruction.

The watchdog can be disabled by floating (or tristating) the WDI input (see Figure 5). If the watchdog is disabled the WDI pin will be pulled low for the first $7/8^{th}$'s of the watchdog period (t_{WD}) and pulled high for the last $1/8^{th}$ of the watchdog period. This pulling low of the WDI input and then high is used to detect an open or tri-state condition and will continue to repeat until the WDI input is driven high or low.

For most efficient operation of devices with the watchdog function the WDI input should be held low the majority of the time and only strobed high as required to reset the watchdog timer.




Figure 3. Watchdog Timing Diagram




Figure 4. Watchdog Timer Circuit




Figure 5. Watchdog Disable Circuit




Figure 6. Timing Diagram – Power Down




Figure 7. Timing Diagram - Power Up

APPLICATION NOTES

µP's with Bidirectional Reset Pins

The RESET output can be pulled low by processors like the 68HC11 allowing for a system reset issued by the processor. The maximum pullup current that can be sourced by the CAT705 & CAT706 1.5mA (and by the CAT706 T/R/S is $800\mu A$) allowing the processor to pull the output low even when the CAT70x is pulling it high.

Power Transients

Generally short duration negative-going transients of less than $2\mu s$ on the power supply at V_{RST} minimum will not cause a reset condition. However the lower the voltage of the transient the shorter the required time to cause a reset output. These issues can usually be remedied by the proper location of bypass capacitance on the circuit board.

OUTPUT VALID CONDITIONS

The RESET output uses a push-pull output which can maintain a valid output down to a V_{CC} of 1.0 volts. To sink current below 0.8V a resistor can be connected from RESET to Ground (see Figure 8.) This arrangement will maintain a valid value on the RESET output during both power up and down but will draw current when the RESET output is in the high state. A resistor value of about $100 \text{k}\Omega$ should be adequate in most situations to maintain a low condition valid output down to V_{CC} equal to 1.0V.




Figure 8. RESET Valid for $V_{CC} < 1.0V$






Figure 9. Typical Operating Circuit


PACKAGE OUTLINE DRAWINGS


MSOP 8-Lead 3.0 x 3.0mm (Z) $^{(1)}(2)$



SYMBOL	MIN	NOM	MAX
Α			1.10
A1	0.05	0.10	0.15
A2	0.75	0.85	0.95
b	0.22		0.38
С	0.13		0.23
D	2.90	3.00	3.10
Е	4.80	4.90	5.00
E1	2.90	3.00	3.10
е		0.65 BSC	
L	0.40	0.60	0.80
L1	0.95 REF		
L2	0.25 BSC		
θ	0°		6°









- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-187


SOIC 8-Lead 150 mils (V) (1) (2)



SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
Е	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW






END VIEW

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

EXAMPLE OF ORDERING INFORMATION



TOP MARKING INFORMATION (FOR ALL THRESHOLDS)

NiPdAu Finish (-G)

Device #	Package	Top Marking
CAT705	MSOP	ABRT
CAT706	MSOP	ABRT
CAT813	MSOP	ABRS

Device #	Package	Top Marking
CAT705	SOIC	CAT705V
CAT706	SOIC	CAT706 V
CAT813	SOIC	CAT813V

ORDERING PART NUMBER

Order Part Number	Threshold Voltage	
CAT705VI-G	4.65V	
CAT705ZI-G	4.05	
CAT706VI-G	4.40V	
CAT706ZI-G	4.40 V	
CAT706RVI-G	2.63V	
CAT706RZI-G	2.03 V	
CAT706SVI-G	2.93V	
CAT706SZI-G	2.95V	
CAT706TVI-G	3.08V	
CAT706TZI-G	3.08V	
CAT813VI-G	4.65V	
CAT813ZI-G	4.05V	

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) This device used in the above example is a CAT706RVI -GT3 (2.63V, SOIC 8-Lead, Industrial Temperature, NiPdAu, Tape & Reel, 3,000/reel)
- (4) Contact factory for package availability.

REVISION HISTORY

Date	Rev.	Description
21-Jan-08	Α	Initial Issue
3-Nov-08	В	Change logo and fine print to ON Semiconductor
27-Oct-09	С	Update Features Update Applications Update Description Update Block Diagram Update Recommended Operating Conditions Update Electrical Operating Characteristics Update Watchdog Timing Update Top Marking Information

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center:
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

14